Low Power Design of Highly Secured Crypto Processors

In this paper we propose the design of ring learning with errors (LWE) crypto processors using Number Theoretic Transform (NTT) cores and Gaussian samplers based on the inverse transform method. The NTT cores are designed using radix-2 and radix-8 decimation-in-frequency NTT algorithms and pipeline architectures. The designed Gaussian samplers are an optimized parallel implementation of the inverse transform method and they use pipeline architecture to generate a sample every clock cycle after the latency period, that is, the output is Obtained in a fixed time achieving timing attack resistant ring–LWE crypto processors. Also, taking into account the national institute of standards and technology recommendation, a random number generator is designed to generate the input of the Gaussian sampler.